

IN THE CLAIMS

This listing of claims replaces all prior listings.

1. (currently amended) A testing system comprising:
a hand-held transmitter that plugs into a receptacle electrically coupled to a selected branch circuit, the transmitter having a circuit that tests ~~effective to test~~ an arc fault circuit interrupter electrically coupled to the selected branch circuit by creating a pulse on the branch circuit that ~~is effective to trip~~ trips the arc fault circuit interrupter,
wherein the transmitter has a second circuit that tests ~~can perform a test of determining~~ whether the receptacle is wired properly by indicating whether at least one of a hot wire, a neutral wire, and ground wire of the branch circuit is wired properly based on current flow through at least one of the hot wire, neutral wire, and ground wire.
2. (currently amended) The testing system of claim 1, wherein at least a portion of the second ~~a circuit that tests for performing the test of determining~~ whether the receptacle is wired properly is a shared circuit with ~~common to the circuit that tests~~ ~~effective to test~~ the arc fault circuit interrupter.
3. (original) The testing system of claim 1, wherein the hand-held transmitter is contained within a single enclosure.
4. (withdrawn) A testing system comprising:
a hand-held transmitter that plugs into a receptacle electrically coupled to a selected branch circuit, the transmitter having a circuit effective to test an arc fault circuit interrupter electrically coupled to the selected branch circuit by creating a first pulse on the branch circuit that is effective to trip the arc fault circuit interrupter,
wherein the transmitter can perform a test of determining a location of a circuit interrupting device electrically coupled to the selected branch circuit by creating a second pulse on the branch circuit that can be sensed by a receiver located proximately to the respective circuit interrupting device and broadly tuned about a frequency of the second pulse.

5. (withdrawn) The testing system of claim 4, wherein at least a portion of a circuit for performing the test of determining the location of the circuit interrupting device is common to the circuit effective to test the arc fault circuit interrupter.

6. (withdrawn) The testing system of claim 4, wherein the first pulse has a higher current than the second pulse.

7. (withdrawn) The testing system of claim 4, wherein the hand-held transmitter is contained within a single enclosure.

8. (withdrawn) A testing system comprising:
a hand-held transmitter that plugs into a receptacle electrically coupled to a selected branch circuit, the transmitter having a circuit effective to test an arc fault circuit interrupter electrically coupled to the selected branch circuit by creating a first pulse on the branch circuit that is effective to trip the arc fault circuit interrupter,

wherein the transmitter can test a ground fault circuit interrupter electrically coupled to the selected branch circuit by creating a second pulse on the selected branch circuit that is effective to trip the ground fault circuit interrupter.

9. (withdrawn) The testing system of claim 8, wherein at least a portion of a circuit for testing the ground fault circuit interrupter is common to the circuit effective to test the arc fault circuit interrupter.

10. (withdrawn) The testing system of claim 8, wherein the first pulse has a higher current than the second pulse.

11. (withdrawn) The testing system of claim 8, wherein the hand-held transmitter is contained within a single enclosure.

12. (withdrawn) An arc fault circuit interrupter tester comprising:

a processor having an internally calculated clock rate, the processor generating a timing period signal for generating simulated arc fault pulses by calibrating the internally calculated clock rate based on a received synchronization signal; and

a switching circuit outputting the simulated arc fault pulses at a timing period defined by the timing period signal.

13. (withdrawn) The arc fault circuit interrupter tester of claim 12, wherein the simulated arc fault pulses are effective to trip an arc fault circuit interrupter.

14. (withdrawn) The arc fault circuit interrupter tester of claim 12, wherein the simulated arc fault pulses comprise a plurality of pulses of alternating polarity corresponding to alternating positive and negative phases of an AC line voltage applied to the arc fault circuit interrupter.

15. (withdrawn) The arc fault circuit interrupter tester of claim 12, wherein the timing period is around 8.3 milliseconds.

16. (withdrawn) The arc fault circuit interrupter tester of claim 12, wherein the simulated arc fault pulses have a peak current of greater than 100 amperes.

17. (withdrawn) A method for testing an arc fault circuit interrupter, the method comprising:

generating a timing period signal for generating simulated arc fault pulses by calibrating an internally calculated clock rate of a processor based on a received synchronization signal; and

outputting the simulated arc fault pulses at a timing period defined by the timing period signal output by the processor.

18. (withdrawn) The method of claim 17, wherein the simulated arc fault pulses are effective to trip an arc fault circuit interrupter.

19. (withdrawn) The method of claim 17, wherein the simulated arc fault pulses comprise a plurality of pulses of alternating polarity corresponding to alternating positive and negative phases of an AC line voltage applied to the arc fault circuit interrupter.

20. (withdrawn) The method of claim 17, wherein the timing period is around 8.3 milliseconds.

21. (withdrawn) The method of claim 17, wherein the simulated arc fault pulses have a peak current of greater than 100 amperes.

22. (withdrawn) An arc fault circuit interrupter comprising:
means for generating a timing period signal for generating simulated arc fault pulses by calibrating an internally calculated clock rate of a processor based on a received synchronization signal; and

means for outputting the simulated arc fault pulses at a timing period defined by the timing period signal output by the processor.